Part Number Hot Search : 
RPC1215 RTD34012 KO3407 IR3500A EN29LV DT74FCT 74LS260N UPC1394C
Product Description
Full Text Search
 

To Download FX-424-DPC-A4S8G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com fx-424 low jitter frequency translator features ? quartz-based pll for ultra-low jitter ? frequency translation up to 850 mhz ? accepts up to 4 ext.-muxed clock inputs ? cmos / lvds / lvpecl inputs compatible ? differential lvpecl / lvds or lvcmos output ? lock detect / loss of signal alarms ? output disable ? 20.3 x 13.7 x 5.1 mm smt package ? rohs/lead free compliant description the fx-424 is a precision quartz-based frequency translator used to translate an input frequency such as 8 khz, 1.544 mhz, 2.04 8 mhz, 19.44 mhz etc. to any specific frequency from 1.544 mhz to 850 mhz. the fx-424 can perform either up or down frequency conversion. the fx-424?s superior jitter performance is achieved through the use of a precision vcxo or vcso. with the use of an external multiplexer, up to 4 different input clocks can be translated to a common output frequency. applications ? wireless infrastructure ? 10 gigabit fc ? synchronous ethernet ? oadm and ip routers ? test equipment ? military communications figure 1. functional block diagram page 1 of 9 rev: 20dec07
fx-424 low jitter fr equency translator table 1. electrical performance parameter symbol minimum typical maximum units notes frequency input frequency capture range output frequency f in apr f out 0.008 40 1.544 170 850 mhz ppm mhz 1,2,3 1,2,3 1,2,3 supply voltage current (no load) v cc i cc 3.13 3.3 45 3.46 60 v ma 2,3 3 input signal cmos lvpecl f in f in cmos lvpecl 2,3 lvcmos output (option a ) lvcmos 2,3 differential output (options f and p ) mid level - lvpecl swing - lvpecl mid level - lvds swing - lvds rise time fall time symmetry t r t f sym v cc -1.4 450 v cc -2.4 250 45 v cc -1.25 600 v cc -2.3 410 0.5 0.5 50 v cc -1.0 950 v cc -2.5 450 55 v mv-pp v mv-pp ns ns % 2,3 2,3 2,3 2,3 4,5 4,5 2,3 ssb phase noise, f out = 155.52/622.08 @ 10 hz offset @ 100 hz offset @ 1 khz offset @ 10 khz offset @ 100 khz offset @ 1 mhz offset @ 10 mhz offset n n n n n n n -64/-27 -95/-55 -123/-85 -143/-110 -146/-130 -146/-146 -146/-146 dbc/hz dbc/hz dbc/hz dbc/hz dbc/hz dbc/hz dbc/hz 5,6 jitter generation 155.52 mhz (12 khz ? 20 mhz bw) 622.08 mhz (12 khz ? 20 mhz bw) j j 0.30 0.12 ps rms ps rms 5, 6 operating temperature t op -40 85 c 1,3 1. see standard frequencies and ordering information. 2. parameters are tested with production test circuit below (fig 2). 3. parameters are tested at ambient temperature with test limits guard-banded for specified operating temperature. 4. measured from 20% to 80% of a full output swing (fig 3). 5. not tested in production, guaranteed by design, verified at qualification. 6. the fx-424 phase noise and jitter perfo rmance can be optimized for spec ific applications. please consult with vectron?s ap plication engineers for more information. figure 2. test circuit 80% 20% t a t b sym = 100 x t a /t b 50% v oh v ol t r t f figure 3. lvpecl waveform vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 2 of 9 rev: 20dec07
fx-424 low jitter fr equency translator figure 4. pin configuration table 2. pin out pin # symbol i/o level function 1 sel0 i lvttl input frequency select* 2 sel1 i lvttl input frequency select* 3 gnd gnd supply case and electrical ground 4 not present 5 vmon o analog vcxo control voltage monitor under locked conditions vmon should be > 0.3v and <3.0v. the input frequency may be out of range if t he voltage exceeds these levels. 6 od i lvcmos output disable disabled = logic ?1? enabled = logic ?0? or no connect 7 gnd gnd supply case and electrical ground 8 fout o lvpecl, lvds, or lvcmos frequency output 9 cfout o or gnd lvpecl, lvds, or lvcmos complementary frequency output ? no te for lvcmos option this pad will be tied to gnd. 10 ld o lvcmos lock detect locked = logic ?1? loss of signal = logic ?0? 11 gnd gnd supply case and electrical ground 12 gnd gnd supply case and electrical ground 13 fin i lvcmos or lvpecl input frequency. the fx-424 series ac couples the input for handling of either lvcmos or lvpecl input signals. 14 vcc vcc supply power supply voltage (3.3 v 5%) * for applications requiring two to four input frequencie s, vectron will assign a unique part number and the input frequency versus sel[1:0] settings will be provided in a specification control drawing. for single input conf igurations it is recommended that sel0 and sel1 are tied to ground. vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 3 of 9 rev: 20dec07
fx-424 low jitter fr equency translator outline diagram suggested pad layout figure 5. figure 6. vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 4 of 9 rev: 20dec07 table 3. absolute maximum ratings parameter symbol ratings unit power supply v cc 0 to 6 v output current i out ma storage temperature ts -55 to 125 c soldering temp/time t ls 260/40 c/sec stresses in excess of the absolute maximum ratings can permanently damage the device. functional operation is not implied at these or any other conditions in excess of conditions represented in the operational sections of this data sheet. exposure to absolute maximum ratings for ex tended periods may adversely affect device reliability. reliability vi qualification includes aging at various extreme temperat ures, shock and vibration, temperature cycling, and ir reflow simulation. the fx-424 family is undergoing the following qualification tests: environmental compliance parameter conditions mechanical shock mil-std-883, method 2002 mechanical vibration mil-std-883, method 2007 solderability mil-std-883, method 2003 gross and fine leak mil-std-883, method 1014 resistance to solvents mil-std-883, method 2016 14 8 1 7 2.54 [0.100] 13.72 [0.540] 20.32 [0.800] 2.54 [0.100] top view cover bottom view board 12.70 [0.500] 20.07 [0.790] 1.73 [0.068] 1.73 [0.068] 1 14 8 7 mm [inches] 0.79 [0.031] 5.10 [0.201] r0.51 [r0.020] keep out area no circuitry under here 21.59 [0.848] 9.40 [0.369] 3.05 [0.120] 1.90 [0.075] 2.54 [0.100 14 8 7 1 ] keep out area no circuitry under here 21.59 [0.848] 2.54 [0.100 14 8 7 1 ] 9.40 [0.369] 3.05 [0.120] 1.90 [0.075]
fx-424 low jitter fr equency translator eliability handling precautions although esd protection circuitry has been designed into the fx-424 proper precautions should be taken when handling and mounting. vi employs a human body model (hbm) and a charged-device model (cdm) for esd susceptibility testing and de sign protection evaluation esd ratings model minimum conditions human body model 500 v mil-std 883, method 3015 charged device model 500 v jedec, jesd22-c101 vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 5 of 9 rev: 20dec07 the fx-424 is being qualified to meet the jedec standard for pb-free assembly. the temperatures and time intervals listed are based on the pb-free small body requirements. the temperatures refer to the topside of the package, measured on the package body surface. the fx-424 should not be subjected to a wash process that will imme rse it in solvents. no clean is the recommended procedure. the fx-424 has been designed for pick and place reflow soldering. the fx-424 may be reflowed once and should not be reflowed in the inverted position. reflow profile (ipc/jedec j-std-020c) parameter symbol value preheat time t s 60 sec min, 180 sec max ramp up r up 3 o c/sec max time above 217 o c t l 60 sec min, 150 sec max time to peak temperature t amb-p 480 sec max time at 260 o c t p 20 sec min, 40 sec max ramp down r dn 6 o c/sec max 25 217 200 150 260 temperature (degc) time (sec) t s t amb-p t l t p r r dn .
fx-424 low jitter fr equency translator application circuits 3711 12 8 9 5 10 14 13 1 2 6 vmon ld fout cfout z = 50 sel0 sel1 fin vcc +3.3v r1 130 10uf 0.1uf 100pf od fx-424 input frequency output frequency +3.3v z = 50 r1 130 r2 82 r2 82 figure 7. single input frequency translation - lvpecl termination 3711 12 8 9 5 10 14 13 1 2 6 vmon ld fout cfout sel0 sel1 fin vcc +3.3v 10uf 0.1uf 100pf od fx-424 0 0 0 1 1 0 11 f 1 f 2 f 3 f 3 input frequencies z = 50 r1 130 output frequency +3.3v z = 50 r1 130 r2 82 r2 82 figure 8. four input frequencies translated to common output frequency ? lvpecl termination vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 6 of 9 rev: 20dec07
fx-424 low jitter fr equency translator tape and reel (eia-481-2-a) tape dimensions (mm) reel dimensions (mm) dimension w f do po p1 a b c d n w1 w2 # per tolerance typ typ typ typ typ typ min typ min min typ max reel fx-424 44 20.2 1.5 4 20 330 1.5 13 20.2 100 44.4 50.4 100 vectron plans to offer both tape-n-reel and matrix tray s as packaging options for the fx-424. the standard shipping container for volume production is a matrix tray. the trays are 100% recyclable and offer the added feature that they can be continuous ly fed into a pick-n-place machine. (matrix tray drawing not currently available) po w a n f p1 w1 w2 c b d ?do vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 7 of 9 rev: 20dec07
fx-424 low jitter fr equency translator standard frequencies 8 khz c 26.00 mhz t 622.08 mhz 8 16 khz d 27.00 mhz w 666.5143 mhz 9 64 khz e 38.88 mhz x 1.024 mhz f 44.736 mhz y 1.544 mhz h 51.84 mhz 0 2.048 mhz j 61.44 mhz 1 4.096 mhz k 77.76 mhz 2 8.192 mhz l 82.944 mhz 3 13.000 mhz m 112.000 mhz 4 16.384 mhz n 139.264 mhz 5 19.440 mhz p 155.520 mhz 6 20.480 mhz r 166.6286 mhz 7 special scd s not all combinations are possible. ordering information product family fx : frequency translator package 424 : 20.3 x 13.0 x 5.1 mm output frequency see above 1 . input frequency see above. 1,2 number of input frequencies 1 : 1 input frequency 2 : 2 input frequencies 2 3 : 3 input freuqencies 2 4 : 4 input frequencies 2 input logic a : lvcmos d : lvpecl supply voltage d : 3.3 vdc 5% operating temperature c : 0 to 70c f : -40 to 85c output type a : lvcmos f : lvpecl (complementary) p : lvds (complementary) 1. for non-listed frequencies and/or multiple input frequenc ies a unique part number will be assigned with the following form at fx-424- xxx-snnnn. ?snnnn? is the scd number. 2. to request initial samples for an fx-424 with more than one input frequency, please use the following format fx-424-xxx-xnsx followed by the input frequencies. for example, to request samp les for a translator with and operating temperature of -40 to + 85c, input frequencies of 8 khz, 1.544 mhz, 19.44 mhz, 77.76 mhz and an output frequency of 622.08 mhz, the part number would be fx-424-dff-a4s8, s = 8 khz, 1.544 mhz, 19.44 mhz, 77.76 mhz. rohs compliant g : yes blank : may contain pb for additional information, please contact: vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 8 of 9 rev: 20dec07 usa: vectron international, 267 lowell rd, hudson, nh 03051 . . . . tel: 1-88- v ectron-1 fax: 1-888-fax- v ectron europe: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . tel: +49 (0) 7268 8010 fax: +49 (0) 7268 8012 81 asia: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . tel: +86-21-5048-0777 fax: +86-21-5048-1881 vectron international reserves the right to make changes to the product(s) and or information contained herein without notice. no liability is assumed as a result of their use or application. no rights under any patent accompany the sale of any such pro duct(s) or information .
fx-424 low jitter fr equency translator vectron international, 267 lowell road, hudson, nh 03051 tel: 1-88-vectron-1 ? web: www.vectron.com page 9 of 9 rev: 20dec07 revision history: revision date salesman approval eng req'd engineer approval date description a 10/02/06 bw added lvds option to ordering information. table 1 updated. pad layout drawing modified. 1 12/08/06 bw official re lease. outline diagram updated. 1.1 12/20/07 bw added lvds output option to ordering information.


▲Up To Search▲   

 
Price & Availability of FX-424-DPC-A4S8G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X